



SM2258XT IM/ B16 Flash F/W & ISP Release Information – R0522A0

Introduction

This purpose of this document is to provide release information on the SM22X family F/W and ISP release information

Fix Coverage

- stands for the “new fix” or “new support” in the category
- stands for the “no-update” in the category

<input checked="" type="checkbox"/> MP Tool	<input checked="" type="checkbox"/> Controller ISP
<input type="checkbox"/> Yield Issue <input checked="" type="checkbox"/> Flash Issue <ul style="list-style-type: none"> <input checked="" type="checkbox"/> 3D TLC Flash <ul style="list-style-type: none"> <input type="checkbox"/> Samsung Flash <input type="checkbox"/> Toshiba/Sandisk Flash <input checked="" type="checkbox"/> Intel/Micron Flash <input type="checkbox"/> Hynix Flash <input type="checkbox"/> Others <input type="checkbox"/> MP Tool Bug Fix <input type="checkbox"/> MP Tool New Function <input checked="" type="checkbox"/> Feature Enhance	<input type="checkbox"/> Yield Issue <input checked="" type="checkbox"/> Flash Issue <ul style="list-style-type: none"> <input checked="" type="checkbox"/> 3D TLC Flash <ul style="list-style-type: none"> <input type="checkbox"/> Samsung Flash <input type="checkbox"/> Toshiba/Sandisk Flash <input checked="" type="checkbox"/> Intel/Micron Flash <input type="checkbox"/> Hynix Flash <input type="checkbox"/> Others <input checked="" type="checkbox"/> ISP Bug Fix <input checked="" type="checkbox"/> Feature Enhance



ISP Revision History

PKG Ver.	ISP Ver.	MPTool Ver.	RDT Ver.	Note
R0608C	R0522A0	R0607A	R0608A0	<p>ISP:</p> <ol style="list-style-type: none"> Fixes B16 and B17 1TB Issue which random data is program to GCDes Block when move data stage. Fixed data program may fail if TLC program procedure with retry. <p>MPTool:</p> <ol style="list-style-type: none"> Add IDEMA 1000GB and 1024GB support.
R0524A	R0510A0	R0511A	R0508A0	<p>ISP</p> <ol style="list-style-type: none"> Fix restore Read Count after devSleep. Fix multi-die cache read terminate CMD issue. Support B0KB/B16 mix shallow erase die. Support B16 1Ch1Way. Fixed last 4 H2f tables which are not re-programmed when UGSD. Modify erase block process when erase-fail block is occurred. Modify retry flow for B16/B17 first read issue. Add 3 Step GC. (Sync. BiCS) Modify setClock for DLL value register meta-stable issue. Adjust first read issue work-around flow. <p>MPTool</p> <ol style="list-style-type: none"> Intel B16A/B05A/B0KB needs to disable shallow erase flag because ISP didn't check FlashID. Modify Intel B16A/B17A mixed grade issue. Modify RDT "TotalFailCntTH" set wrong issue <ol style="list-style-type: none"> Disable Shallow Erase flag for all flash types except Micron. Auto-enumerate port in MPTool upon drive insertion. Support Mixed shallow Erase samples to initial card. Add one flag to decide that disable or enable Shallow Erase option at read fail CE.
R0417A	R0327B0	R0416A	R0206A0	<p>ISP</p> <ol style="list-style-type: none"> Fix FFU reset CPU failed when 1CE multi die. Check shallow erase value before set. Support Erase Interval. Modify address of parameter table. Modify write data size threshold to enter gc. Shrink code Add default read before table retry. Add table retry+soft decode. Fix DLL lock issue. Fix read count bug. <p>MPTool:</p> <ol style="list-style-type: none"> More display imprint data for micron/spectek B16A/B17A Sorting Tool. Modify extend erase interval range as 1-50 option. More display "Good as bad block count" at final



				<p>pass result.</p> <ol style="list-style-type: none"> 4. Record package special setting to MPInfo. 5. Modify that select "Check & Keep RDT" option and do pretest then also need to pre-check capacity enough or not? 6. Modify new MPISP Tag. 7. Always disable Internal/External interleave way setting. 8. Intel B16A/B05A/B0KB needs to disable shallow erase flag because ISP didn't check FlashID. 9. Modify Intel B16A/B17A mixed grade issue. 10. Modify RDT "TotalFailCntTH" set wrong issue.
Q1225A	Q1204B0	Q1225A	Q1123A0	<p>ISP</p> <ol style="list-style-type: none"> 1. Disable program suspend by parameter 0xD0 bit0, default: enable. 2. Add the enable sign FW function by CID table. 3. Modify R/W unit of SMART ID for specific customer by define. 4. Enlarge command queue depth for gIntlvWay>4 5. Remove while(1) by using define 6. Dummy write by using define 7. Power on ExtraGC will finish gc state when spare only have 2 block. <p>RDT:</p> <ol style="list-style-type: none"> 1. Set limitation for max active die number to prevent VDT40 interrupt. <p>MPTool:</p> <ol style="list-style-type: none"> 1. Modify "TranADJ" fail location display issue. 2. Show "Idle time for background GC" option. 3. Show "Max Data Size for GC (GB)" option. 4. SNChanger tool did not fill 0x20 to SerialNumber string. 5. Take off "Program Mode" option. 6. Modify that disable program suspend flag changed from 0xD0.b0 to 0xD7.b0. 7. Just display 4-CE information at Error message dialog. 8. Add to check FlashID is matched with FlashDB or not. 9. Modify that initial card display error message "Compare Flash Fail (17)" at Intel B16A flash.
Q1124A	Q1115A0	Q1121A	Q1116A0	<p>ISP</p> <ol style="list-style-type: none"> 1. Enable read count 2. Fixed security erase issue 3. Enable cache read 4. Shrink code size 5. Modify Static SLC Thr. & Wear leveling with CID table. 6. Add force FFU option by mp tool. 7. Fix SLC Erase bug 8. Modify the copy cid table sequence for FFU issue <p>RDT</p> <ol style="list-style-type: none"> 1. Support retry for BOKB/ L06B 2. Support unbalanced die card mode <p>MPTool</p> <ol style="list-style-type: none"> 1. Enable Shallow Erase fixed check for B16A and B05A. 2. Add one setting to skip adjust flash clock at



				<p>tranAdj function for RD debug used. ([OPTION] : SkipAdjClockAtTranAdj)</p> <ol style="list-style-type: none"> More display which CH-CE occur Flash Time out at [RDT Result] page. Support "Reset SMART Tool". Just reset smart data and can't reset cpu. Enable "RDT Read Retry" option for IM3D flash series at RDT Q1116A0 or later version.
Q1024B	Q0922A0	Q1020B	Q1006A0	<p>ISP:</p> <ol style="list-style-type: none"> Add Swallow Erase Feature. Fix setClock DLL fail issue. Fix Read Reclaim. Add the MASK SMART ID 0x05 & 0xC5 (new bad block count) by MP tool option. Add record Read TLC UECC when block had already mark as 0xF1(chkPostWriteRead). <p>MPISP:</p> <ol style="list-style-type: none"> Modified eraseAll, add reset cmd. Modify tran physical Ch bug. Fix tranRTC issue. Fix bug that getFlashType may find wrong flash id if channel 0 not exist. <p>RDT:</p> <ol style="list-style-type: none"> Support Read ID table. Fix code size issue for B16. <p>MPTool:</p> <ol style="list-style-type: none"> Display GenChCeMap fail information Restore InfoBlock if initial card fail Support manual unbalanced mode initial card. Fix bug: Reference RDT bad twice, can't be recognized by host.
Q0817B	Q0816C0	Q0816A	Q0808A0	<p>ISP</p> <ol style="list-style-type: none"> Fix B16 2Ch1Way UGSD Fail. Add the SMART extension table check point. Initial the different customer temperature. Fix bug of moveRiskyPage() with 4Plane, 16k per plane. Define the customer WAF info for smart. Add some unbalance check code for CacheRead Fix read retry bug Add GC Idle condition Fix SLC/TLC erase info invert issue Add SLC/TLC nand read count for HIK Improve WL flow. Support B16 toggle mode with DDR200 Support Devslp <p>MPISP:</p> <ol style="list-style-type: none"> Flash clock under 100Mhz do not need differential mode. Fix bug that TranAdj would hang up. Support distinguish ES Modify SmithWindow, Controller ODT settings Fix disabling TranAdj. Modify identify device, don't clear buffer flag. <p>RDT:</p> <ol style="list-style-type: none"> Modify RDT test flow to cover JIRA issue. Add RDT setting option "Bypass read check for



				<p>first 2 loop"</p> <ol style="list-style-type: none"> 3. Add bypass Erase/Program fail status option. 4. Fixed CH remapping bug. 5. Add bypass fail bit for last test block 6. Add force single plane program option 7. Fixed Reverse block order test mode bug. <p>MPTool:</p> <ol style="list-style-type: none"> 1. Pre-Check capacity at "Reference RDT Bad" pretest option to initial card. 2. Add "Bypass read check for first 2 loop" option 3. Remove "New Bad Block" display at SSD Information dialog. 4. Add "Ignore Erase Fail" checkbox to set CID[0x33].b0 5. Add "bypass status fail bit" option at [RDT Setting] dialog. 6. Add "Force single plane program" option at [RDT Setting] dialog. 7. Fix bug: "Test Block Cnt" display nothing at [RDT Result] page. 8. Fix bug: Display gibberish at [ID Table] page when user use special string to fill SN/VendorSpecific. (Need to change font type) 9. Add Flash Clock "DDR-300" option. 10. Support that Micron B16A Distinguish ES function. 11. Fix bug: CPU Clock display wrong at SSD Information dialog. 12. Default Toggle mode and Flash Clock > 100MHz need to always enable differential signal. 13. More save "Temp" information at RDT log file. 14. Modify I/M SDR Mode corresponding setting 15. Pre-Check Capacity fail also need to parse super block counts information at error dialog. 16. Fix bug: DriveSettingTable may assign wrong when selected "Auto" capacity option. 17. Add "Bypass TranADJ" function.
Q0627A	Q0627A0	Q0620A	Q0607A0	<p>ISP</p> <ol style="list-style-type: none"> 1. First formal release to support Intel and Micron B16 NAND flash. 2. Not support Devslp yet.

Note:

1. F/W and ISP update is recommended.
2. History # is denoted by "Version-Date" .

This document is for information only and is subject to change without notice. Silicon Motion, Inc. reserves the right to make changes in the product design without reservation and without notice to its users.